Calibration is preferred over dynamic element matching (DEM) techniques to correct nonlinearity in digital-to-analog converters (DACs) in high-speed multi-bit continuous-time (CT) delta-sigma modulators (DSMs) to avoid introducing extra excess loop delay. The state-of-the-art calibration techniques, however, involve substantial external control, making it difficult for a complete on-chip realization. In this paper a highly automated on-chip technique for calibrating differential nonlinearity (DNL) and inter-symbolinterference (ISI) errors of a multi-bit DAC in a CTDSM is presented. The proposed technique implements a Calibration Control System (CCS), equipped with a Finite State Machine (FSM) logic, that automates the entire calibration process with minimal intervention. The calibration loop utilizes the modulator itself to produce the digital estimates of the DNL and the average ISI errors of each unit element of the DAC. These digital estimates are then used to configure auxiliary DACs for correction of the errors in the main DAC. For every unit element in the main DAC, an 8-bit dynamic auxiliary DAC injects a calibrated compensation current in the loop at every up-transition of the input data to cancel the average ISI error, and a 5-bit constant current source array corrects its DNL error. Design considerations and post-layout simulation results for a 50-MHz bandwidth, 1.8GS/s 4 th -order CTDSM are presented. The modulator has a 4.8 dB and a 10.8 dB improvement in SNDR and SFDR respectively with calibration, leading to a dynamic range of 71 dB with a total power consumption of 37.7 mW from 1.3 V and 1 V supplies.
I. INTRODUCTION
Continuous-time (CT) delta-sigma modulators (DSMs) are a favorable analog-to-digital converter (ADC) approach for wide-bandwidth and high-resolution applications, for example, in wireless receivers for modern communication standards, such as LTE-Advanced, which typically require signal bandwidths of over 10 MHz and signal-to-noise-ratio (SNR) greater than 70 dB [1] .
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To reduce the in-band quantization noise to support a wider bandwidth in a CTDSM, one can increase the oversampling ratio (OSR). As the sampling frequency increases, however, the CTDSM suffers from effects such as finite gainbandwidth product (GBW) and poor linearity of the analog integrators in the loop filter, which tend to limit the modulator's ability to suppress in-band noise and distortion. These problems can be mitigated by advanced loop-filter realization strategies such as those reported in [2] , [3] for active-RC based modulators and [4] , [5] for Gm-C based modulators. Meanwhile, the use of a multi-bit quantizer, which, as another VOLUME 7, 2019 This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see http://creativecommons.org/licenses/by/4.0/ means to reduce the quantization noise, allows a lower OSR for a given SNR and thereby relaxed speed requirements of the loop filter, is ubiquitous in wideband CTDSMs. In addition, a multi-bit CTDSM possesses the important advantage of being less affected by clock jitters compared to its singlebit counterparts. In a multi-bit CTDSM, however, the performance of its not-inherently-linear multi-bit digital-to-analog converter (DAC) at the input-side is crucial as its noise and nonlinearity errors flow directly to the modulator output unattenuated as shown in Fig. 1 . Therefore, like the input noise, the DAC errors must be bounded to meet an SNDR target for the modulator as shown in Fig. 1 . The nonlinearity of a multi-bit DAC arises from systematic and random component mismatch, which is referred to as differential nonlinearity (DNL) error, which is static. Apart from the static nonlinearity, non-return-to-zero (NRZ) DACs, which are widely used for their advantages of simplicity and less power consumption compared to return-to-zero (RZ) and switched-capacitor (SC) DACs, suffer from dynamic nonlinearity, that is, the inter-symbol-interference (ISI), at high speeds. ISI is primarily due to the asymmetry in the rise and fall time transients of the DAC waveform and causes a signal dependent error in the feedback signal, degrading the signalto-noise and distortion ratio (SNDR) of the whole modulator. In [7] , a 3.4 dB drop in SNDR is reported due to ISI which is recovered with a post-facto digital correction. The measured output power spectral density (PSD) of the modulator in [8] showed an increased 3 rd order distortion component after static calibration, which is attributed to dynamic DAC errors. These examples, among others, indicate the importance of ISI compensation in high resolution wideband CTDSMs.
While DNL is often mitigated by a simple data-weighted averaging (DWA) technique or by calibration [6] , ISI can be alleviated with a return-to-zero (RZ) or a switched-capacitor (SC) feedback scheme. However, both schemes aggravate the linearity and bandwidth requirements of amplifiers in the loop filter. In [9] , the ISI errors are adaptively compensated in background, but the technique requires high gain-bandwidth product (GBW) amplifiers for each unit element of the main DAC. Digital ISI shaping algorithms [10] are power-efficient alternatives, but they rely on high OSR and are not suitable for high-speed applications due to the added excess loop delay (ELD). In contrast, calibration is generally independent of OSR, consumes negligible power, and does not add ELD, making it a compelling method to compensate ISI, in addition to the static mismatch errors, in high-performance wideband CTDSMs.
Calibration can be either background or foreground type, depending on whether the modulator can run normally or must be inactive during the calibration procedure, respectively. The background correction method of [11] digitally estimates the ISI and DNL errors with a correlation based technique described in [6] , and compensates them digitally outside the DSM's feedback loop. The off-chip post digital correction used in [7] shapes the ISI error with the noise-transfer-function (NTF) of the modulator. These digital correction techniques increase the modulator's output word length, thereby increasing the complexity of the decimation filter. The techniques of [12] and [13] provide an advancement by compensating ISI in analog domain and avoid any post-digital correction. The foreground scheme of [12] uses a first-order modulator to estimate the ISI of each unit element and modulates the pulse-width of the DAC input waveform to compensate the ISI error. While the calibration procedure is simple, it is carried out manually since a direct correlation between the estimated ISI errors and the correction factors is not obtained. The work in [13] describes an on-chip method to estimate the DNL and ISI errors and compensate them in analog fashion. This paper extends [13] by providing a technique to automate the on-chip calibration by foreground estimation of errors and correction factors, and correcting the errors in analog domain. While preliminary results were presented in [13] , an in-depth discussion on the system level considerations and detailed circuit implementation of using the proposed calibration scheme, supported by post-layout simulation results for a 50 MHz bandwidth, 71 dB dynamic range (DR) CTDSM are presented in this paper.
The rest of the paper is organized as follows. An analysis of ISI error in CTDSMs and the analog ISI compensation proposed in [13] are briefly revisited in Section II. Section III describes the top-level modulator system, Section IV discusses the details of the proposed calibration system, and Section V describes the circuit implementation. The simulation results are presented in Section VI, which is followed by the conclusion in Section VII.
II. AN ANALOG ISI COMPENSATION
A current steering DAC (CSDAC), shown in Fig. 2 , is widely used in wideband data conversion for its intrinsic high-speed nature and its ability to drive resistive loads with moderate linearity [19] . However, when the signal bandwidth and the switching frequency are both high, the ISI error worsens the dynamic linearity of the DAC, increasing the in-band noise floor and distortion levels. The source of ISI error ( A) is the Q charge injected from the parasitic capacitor C p at the common source node of M 1 and M 2 to one of the DAC output nodes after a switching operation is completed. The magnitude of Q depends on the glitch in the source node voltage (v s ), which in turn depends on a combination of factors including the unit current I lsb , C p , and the crossing points of the complementary control signals v ip and v im . The glitch in v s is composed of two parts: the DAC output voltage referred to v s through a finite output resistance (r o ) and the voltage variations caused by the finite transition time of the DAC control voltages v ip and v im . The first component is reduced by using a large intrinsic gain for the transistors M 1 and M 2 [14] , [15] , while the second component is reduced by minimizing the timing skew (t 1 − t 2 ) in the drive waveforms and the load mismatch ( R). Since these factors are poorly controlled, high dynamic linearity cannot be guaranteed. Asymmetries within the DAC cell and during transitions cause the net transferred charges in consecutive up and down transitions to differ. This is modelled by the unequal error areas A 01 i and A 10 i (both are assumed to be positive without loss of generality) in the DAC's 1-bit output waveform as shown in Fig 2. As the loop filter in a DSM integrates the DAC output, a net error ε i = f s A 10 i − A 01 i builds up for a pulse with unit height and T s = 1/f s width, after a few consecutive up and down transitions. In general, a non-zero ISI error exists even when the DAC element is not switching. However, it is not dominant and hence neglected in the foregoing analysis. As the input oscillates, the net error ε i is injected into the loop filter at every 1 to 0 transition of the DAC pulse, resulting in an ISI error which is integrated over time. The ISI error e i [n] for the unit element can thus be written as:
where v i [n] and v i [n-1] are the 1-bit inputs of the i-th unitelement of a multibit DAC at the n-th and (n-1)-th instants respectively. We define A i = (−A 01 i + A 10 i ) and a mean error term,ē i = f s A i /2. In an NRZ DAC, since a rising edge is always followed by a falling edge, the mean error term (ē i ) can be attributed to a pair of consecutive up and down transitions such that the total error for the pair equals to A i . This model allows (1) to be approximated as:
The constraint in deriving (2) from (1) is that the net ISI area in a rising edge and the subsequent falling edge must be equal to A i . The difference between the two equations is that while (1) gives the true ISI error in both edges, (2) adds a mean error term A i /2T s at both edges, so that the net ISI error area ( A i /2T s × 2T s ) remains same as (1) . Eq. (2) does not distinguish between a rising or a falling transition. Therefore, a modulus operation is performed in (2) to detect a transition, which bears the nonlinearity. Assuming that the ISI errors of all unit elements are equal ( A i = A for all i) and that the ISI error of one unit element is not affected by the switching of the other elements, the total ISI error (e [n]) at any instant is proportional to the input of the thermometer coded DAC, i.e. the total number of unit elements turning ON or OFF at that instant, and is given by:
where v[n] is the decimal input of the M-element thermometer DAC. The nonlinear operation (absolute value) in (3) creates intermodulation products of out-of-band quantization noise, causing white noise like error at the DAC output. The in-band noise (IBN ISI ) power can be derived from Fourier analysis of (3), which can be approximated for a zero input modulator as given below:
The expression in (4) resembles the in-band jitter noise power for an NRZ DAC. Intuitively this makes sense because the ISI error appears during a DAC transition just like clock jitter. For a fixed sampling rate (f s ) and OSR, the IBN ISI can be reduced by reducing A.
In [13] , the average ISI error of each 1-bit unit-element ( A/T s ) is canceled in the analog domain by amplitude predistortion of its output pulse at every rising edge of its input as shown in Fig. 3 (a) for a 4-bit CTDSM. Each unit cell of the feedback DAC consists of the 1-bit primary DAC element and a parallel auxiliary DAC (AUX D i ) that subtracts a correction signal at the DAC output, thus reducing the integrated ISI error in the loop. A rise-edge detection logic is embedded inside each cell that activates the auxiliary DAC at every rising edge of the input (v [i] ) data for an entire clock period as shown in Fig. 3(b) . This cell-by-cell compensation relaxes the timing requirement for synchronization between the main feedback DAC and the auxiliary DACs. Furthermore, since the auxiliary DACs work in parallel with the main DAC, no ELD is added to the feedback. In order to compensate the average ISI error in a consecutive up and down transition the weight w i of each auxiliary DAC AUX D i is set as: Each weight factor w i is therefore determined by estimating A i through a foreground calibration technique introduced later in Section IV. The duration of the compensation pulse is set to one clock period, so that the required peak values of the weight factors are significantly smaller compared to that of an error cancellation technique with narrow correction pulses [22] , which corrects the transition errors instantaneously. The proposed compensation method relaxes the design of the auxiliary DACs and makes the compensation robust against small perturbation in the width of the compensation pulse. However, since the short-term average of the DAC waveform is linearized, the proposed compensation is ideal for medium to large OSR modulators. Fig. 3 (c) shows the MATLAB simulation results of a 4 th -order 4-bit modulator system with and without the proposed ISI compensation. For the simulation, a controlled amount of ISI error is deliberately added to the output NRZ waveform of each 1-bit unit-element (UE) of the 4-bit thermometer DAC by incorporating unequal rise and fall times in the waveform. Moreover, each unit element contributes the same amount of ISI as given in (5) . For the compensation, each unit-element's output is combined with the auxiliary DAC's output as shown in Fig. 3 (b). Fig. 3 (c) shows the inband noise reduction of the modulator with an OSR of 18 with the ISI compensation method. At higher levels of ISI, however, the compensation is less effective because the variance of the residual ISI error after compensation becomes larger. Nevertheless, system-level simulations show over 20 dB reduction in the IBN levels for ISI errors more than 0.05 LSB as shown in Fig. 3 (c).
III. MODULATOR ARCHITECTURE
This section presents the CTDSM system used to validate the proposed ISI compensation scheme as well as the proposed automatic calibration technique. The modulator targets a 70 dB DR over a signal bandwidth of 50 MHz, suitable for wireless receivers for LTE-A standard. To improve the stability for a given OSR, most wideband (≥50 MHz) modulators employ a multi-bit quantizer. Although a single-bit quantizer is more power efficient than a multi-bit quantizer for the same modulator specifications [7] , it would require a clock period of 156 ps, which is difficult to accommodate the combined delay of the quantizer and the DAC. Therefore, a 4 th -order loop filter with a 4-bit internal quantizer and a sampling rate of 1.8 GS/s are chosen to provide a peak SQNR of over 80 dB, sufficient to meet the target DR requirement.
A 4 th -order active-passive loop filter topology is implemented with Gm-C integrators as shown in Fig. 4 . In this topology, a passive low-pass filter (LPF) is added in the outer feedback path that replaces one of the active integrators while realizing a loop filter's pole [5] , [16] . The pole is placed at the edge of the signal band to attenuate the high frequency quantization noise, allowing a power efficient Gm-C circuit (G m1 ) in the first integrator stage [5] . A minor drawback of this topology is that the suppression of the in-band quantization noise is lower than that of a traditional 4 th -order NTF. This is partly compensated by replacing two of the DC zeros of the NTF with a pair of complex conjugate zeros, whose location is optimized for minimum in-band quantization noise. The resultant z-domain NTF and the loop filter transfer function (LF) are given below:
A half-clock-cycle delay between the quantizer and the feedback DACs is taken into consideration in the DT to CT transformation of the loop filter to allow complete settling of the quantizer before feedback signals are updated. The ELD is compensated with a direct path coefficient realized by a digital differentiator embedded in DAC2 as shown in Fig. 4 . This modulator system achieves a peak SQNR of 85 dB for a 50 MHz signal bandwidth at −0.9 dBFS input.
Due to the voltage headroom requirement in both Gm1 and DAC1, the modulator full scale (FS) is set at 1V for a supply voltage of 1.3V for linear operation. The peak signal swing at the quantizer input is equal to the FS input (1V) due to unity in-band signal-transfer-function (STF). To reduce distortion at the loop filter's output, the output of Gm3 is scaled by half. Consequently, at system level, this is compensated by reducing the comparator thresholds of the 4-bit quantizer by half as shown in Fig. 4 .
The nonlinearity of the main feedback DAC (DAC1) cannot be suppressed by the loop filter because it is at the input stage. It is therefore linearized for reduced differential nonlinearity (DNL) and ISI errors with the proposed on-chip calibration introduced in section IV. The unit elements of DAC1 are sequentially selected and injected with test signals with known characteristics. The errors are then estimated with the modulator itself configured as a single-bit modulator, and a bi-directional counter that averages the 1-bit output stream to produce a digital estimate of the DAC error under test. The counter outputs are utilized to configure two binary auxiliary DACs: AUX s [1−15] for static mismatch correction and AUX D [1−15] for ISI correction. In normal operation, the auxiliary DACs' outputs are combined with that of the main unary elements UE[1 − 15] ( Fig. 4) , which linearizes the overall transfer characteristics of the DAC. A Calibration Control System (CCS) (shown in blue in Fig. 4 ) generates the test signal patterns and other necessary control signals to automate the DAC calibration which is explained in the following section.
IV. PROPOSED TWO-STEP CALIBRATION
The basic principle of the proposed two-step error estimation is shown in Fig. 5(a) . The CT modulator is configured as a single-bit modulator, with its most-significant-bit (MSB), v 8 , driving a 1-bit calibration DAC (CALDAC) during calibration. An element selection logic sequentially selects each unit element of the main DAC for calibration. A test signal is then inserted through a selected DAC unit element while all the other elements remain inactive. The pattern of the test signal is determined based on whether DNL or ISI error is being measured. The input to the modulator is disconnected during calibration, so that the modulator output in Z -domain (v 8 (z)) is given as follows: where cal is the FS of the 1-bit CALDAC, E dac represents the DNL of the unit element during static calibration and average ISI error during dynamic calibration, E th , E Q and V os denote the input referred in-band thermal noise, the quantization noise and the offset voltage of the modulator respectively. Only in-band thermal noise is considered here because the shaped quantization noise dominates the out of band noise. A 13-bit bidirectional counter accumulates v 8 [n] for N/2-cycles in Step 1 and v 8 [n] in Step 2 for the same number VOLUME 7, 2019 of cycles. The chosen 13-bit size of the counter is sufficiently large to prevent overflow of the counter in presence of large DAC errors and input offset, and satisfy the accuracy criterion with the number of counting cycles N. The output of the counter D CNT at the end of a counting cycle (N) can be written in terms of the modulator output as:
where n in (9) is an integer multiple of N. The counting in Step 2 begins without resetting the counter after Step 1. Therefore, if the modulator's input remained constant in both steps, the counter output would ideally return to its initial state after Step 2. However, from Step 1 to Step 2, the test input signal undergoes a predetermined change in its pattern, forcing E dac to change by a well-controlled factor α. The constant offset term (V os ) in (8) is common in both steps, and therefore eliminated from the output (9), leaving only the scaled DAC error and some residual modulator noise as given below:
where * denotes the convolution operation, stf is the impulse response of the STF(z) and v n8 [n] represents the total noise consisting of the in-band thermal noise and the shaped quantization noise. Since for DC inputs STF(z) = 1, the counter output in Z -domain can be written as:
From (11) it is seen that a longer counting cycle would result in an improved count accuracy, but it will also increase the counter size and hence the complexity of the CCS. Therefore, the value of N is selected based on a target SNR of D CNT . The average noise power (P N ) in D CNT is derived from (11) as follows:
The extra zero created by the 1 − z −N/2 term reduces the in-band thermal noise making the shaped quantization noise power dominant in (12) . Thus, thermal noise is ignored in the foregoing analysis. The maximum allowed DAC error is cal /2 (for modulator stability) and the maximum value of (1 − α) is 2 (to be explained in the next section) which occurs during static calibration. The peak SNR is therefore: Fig. 5 (b) plots the SNR CNT (bits) w.r.t. N for the modulator NTF given in (6) . For the target DR requirement, the main DAC is required to have a 13-bit static and dynamic linearity. For this reason, N =2 13 is chosen in this design which gives a count accuracy equivalent to 13.5 bits. A higher value for N did not shown any improvement in the post-calibration SNDR of the modulator. This is because the SNDR is limited by the inband quantization and thermal noises of the CTDSM circuits.
Using the modulator itself (configured as a single-bit modulator) to estimate the DNL errors of the multibit DAC of a CTDSM has been implemented in [14] and [15] . In this work, however, we extend this principle to estimate both the ISI and DNL errors and apply corrections in analog domain, eliminating the need of any post digital corrections. Moreover, we propose an on-chip control system that automates the calibration procedure allowing the calibration to run at regular intervals to track the temperature changes and aging effects. The implementation of this two-step estimation procedure for DNL and ISI errors of the 4-bit main DAC and their corresponding corrections with the auxiliary DACs are explained next.
A. ESTIMATION AND CORRECTION OF DNL
The modulator configuration in Step 1 and Step 2 of static calibration is shown in Fig. 6(a) . Here a primary unary element I i of the main DAC, DAC1, is selected for calibration, while the static auxiliary DAC AUX S i is disconnected from the DAC output. A DC test input (v S t ) is inserted through the element and a reference current, I ref , whose nominal value is equal to I LSB , is subtracted from I i . The difference I i − I ref is fed to the modulator in Step 1, while in Step 2 the polarities of I i and I ref are reversed. Thus substituting α = −1 in (10) and averaging over N cycles, D CNT can be related to the DNL of the element as follows:
where cal = 2I cal R dac is the FS value of the 1-bit DAC used in calibration (CALDAC). Since the estimated errors are in terms of I cal , the unit current sources of the auxiliary DAC are correlated with I cal such that the counter output can directly control the auxiliary DAC's output for correction (to be explained in Section V-C). In Fig. 6(a) it is assumed that AUX S i can provide currents in both directions. In actual implementation, however, AUX S i can provide current in only one direction. For this reason, the LSB current of the main DAC (I LSB ) is set by adding the MSB current of AUX S i (I AUX S MSB ) to the unary element, I i . Correction for positive DNL requires a negative correction current, which is simply realized by removing the I AUX S MSB and adding an appropriate number of LSB current sources of AUX S i according to |D CNT |.
B. ESTIMATION AND CORRECTION OF ISI
After the static calibration for all the unit elements is completed, calibration for ISI begins from the first unit element. The modulator configuration remains the same as in the static calibration, except for the test input (v D t ), which is now a zero-mean periodic signal as shown in Fig. 6(b) . In Step 1 of the calibration, v D t has a period of 2T s , resulting in an average ISI error of A i /2T s for the element. In Step 2, the period is doubled such that the average ISI error is halved. Thus substituting α = 1/2 and e dac = A i /2T s in (10) and averaging over N cycles, D CNT can be related to the ISI of the element as follows:
The D CNT value thus obtained is used to configure the dynamic auxiliary DAC AUX D i for ISI compensation by correlating its unit current sources to I cal as done for DNL correction (see Section V-C). Fig. 7(a) shows the complete schematic of DAC1 with the binary-weighted auxiliary DACs, AUX S i and AUX D i , in each of the 15 unit cells. While the magnitude of the auxiliary DACs' output current is given by |D CNT |, the sign of D CNT , given by the MSB of the counter CNT [13] , controls the direction of the output current, allowing compensation for both positive and negative DNL and ISI errors.
C. IMPLEMENTATION OF DAC1 WITH MODE CONTROL
Each unit cell of DAC1, as shown in Fig. 7(a) , includes a primary unary element, I i , two auxiliary DACs, two registers to store the counter outputs and a mode-control logic that is used to configure the unit element in either normal or calibration mode depending on whether a calibration enable signal CAL is set to 0 or 1 respectively. In normal operation, the modecontrol block connects the 15-bit thermometer output code v [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] to the DAC inputs D [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] while disabling the reference unit element, UE ref . With CAL set to 1, the modulator enters the calibration mode and all 15 primary elements are disconnected from the modulator feedback. The MSB of the quantizer, v [8] , controls the 1-bit CALDAC which provides the modulator feedback during calibration. Next, a 15-bit onehot code CELL_SEL[1:15] generated by the Calibration Control System (CCS) sequentially selects the unit elements for calibration. An external 1-bit signal S/D determines whether a selected unit element is to be calibrated for DNL or ISI error. Accordingly, a test signal is provided to the selected element while standby signals V STD [i] are applied to the others so that half of the idle unit elements steer current through the positive feedback node, v fp , and the other half through the negative node, v fn . This ensures that the systematic offset voltage is minimum and also defines the output common-mode of the DAC during calibration.
The combinational circuit realizing the mode-control function is shown in Fig. 7(b) . It is a 4-input multiplexer which selects an input based on its three control signals: Fig. 7(b) .
CELL_SEL[i], S/D and CAL as shown in the truth table in

D. CALIBRATION CONTROL SYSTEM (CCS)
The calibration control system (CCS) in this work is responsible for providing the necessary control signals for carrying out the static and dynamic calibrations for the main DAC. The CCS is implemented with standard DFFs and combinational logic gates. The functional block diagram of the CCS is shown in Fig. 8(a) . It consists of a finite state machine (FSM) logic, two counters: Counter-1 and Counter-2, a Reset-and-Strobe logic and a binary to one-hot code generator. The FSM generates 2-bit codes that represent four distinct states, State [1 : 4] , used by the calibration system. Counter-1 is the 13-bit up-down counter used for estimating the DNL and ISI errors of the DAC unit-elements, while Counter-2, is a 17-bit up counter used to keep track of number of cycles required for each state of the FSM. Both the counters in the CCS are implemented using carry-look-ahead approach to avoid any setup time errors. The CCS's Reset-and-Strobe logic generates the counter reset signals, the data strobe signal (STB) and the internal calibration enable signal (CAL). The operation of the CCS in each of the four FSM states are explained below.
When the FSM is in state 1, the calibration circuit is in the rest state and the modulator is in normal mode of operation. An external trigger signal, CAL_BEGIN, switches the FSM to state 2, where an internal calibration enable signal, CAL, is issued to configure the DSM from multi-bit to single-bit mode. Also, Counter-1 is reset for use in the next state. State 2 is maintained by Counter-2 for 16 clock cycles to allow settling of the internal nodes of the modulator after it has been switched to the calibration mode from normal operation, after which, the FSM switches to state 3. This state lasts for a total 15×2 13 [14:17] ). The timing diagram of the calibration control signals for the first two unit elements is shown in Fig. 8(b) . As seen in Fig. 8(b) , each unit element is selected for 2 13 clock cycles during which a test signal is applied and its DNL or ISI error is estimated. At the end of 2 13 cycles, Counter-1 produces a digital equivalent of the DAC error, which is strobed on the auxiliary DAC's register at the falling edge of STB. This sets the auxiliary DAC's output current for nonlinearity correction as discussed earlier.
To ensure that Counter-1's output is properly strobed before selecting a new unit-element, it is reset a few cycles after the falling edge of the STB as shown in Fig. 8(b) . After the 15 × 2 13 clock cycles, all the unit elements are calibrated, and the FSM enters its final state, i.e. state 4. In this state all counters are reset, and the modulator is configured to normal operation mode.
In summary, the CCS helps automate the foreground calibration by generating the required test input signals for calibration, enabling insertion of the test signal through each of the unit elements in succession and storing the counter outputs for error correction, all in the correct order. The proposed calibration estimates each error in a single iteration, so the calibration speed improves with the sampling rate. The digital error estimates are more reliable representations of the actual DAC errors since they are immediately available as correction codes for the auxiliary DACs, in contrast to the case when the correction codes are provided manually from off-chip.
V. CIRCUIT IMPLEMENTATION A. INTEGRATORS
The loop filter in Fig. 4 is implemented using Gm-C integrators for their potential speed advantage over active-RC counterparts. Power-efficient merged input-feedback Gm topology proposed in [5] is applied to Gm1 and Gm4. The input stage consists of a double differential pair with one of the pairs extracting the difference between the positive input and the positive feedback terminals and the other pair extracting the difference between the negative input and the negative feedback terminals. Thus, the common mode signal component of the input and feedback gets cancelled leaving only the quantization noise which is integrated on the capacitor C 3 . The merged input-feedback Gm circuit overcomes the linearity-noise trade-off of a conventional source degenerated Gm circuit [5] , thereby allowing the design of Gm1 for thermal noise only. The integrated input referred noise power of Gm1 in the 50 MHz signal bandwidth is 0.8nV 2 rms , which account for 34% of the total in-band noise of the modulator.
The Gm circuits of the later stages, except Gm4, are implemented as simple source degenerated trans-conductance amplifiers since their linearity and noise requirements are relaxed. After DR scaling of the loop filter, Gm2, Gm3, Gm5, Gm6 and Gmlo have input swings of 50 mV, 260mV, 50 mV, 400 mV and 500 mV respectively. As high linearity is not demanded from these Gm circuits, they are designed to have SFDRs in the range of 45-50 dB with their respective peak inputs.
B. FEEDBACK DACS
Both the feedback DACs (DAC1 and DAC2) , are implemented as CSDACs for high speed operation. The main DAC (DAC1) ( Fig. 7(a) ) must meet a stringent noise requirement since it is at the first stage. This is addressed by appropriately choosing its LSB current (I LSB ) and its load resistor (R 2 ) such that the static power consumption of the DAC is minimized while meeting the SNR specification. Accordingly, I LSB and R 2 are chosen as 445 µA and 75 respectively. The combination leads to a peak SNR of 80 dB in a 50 MHz signal bandwidth for a FS input amplitude of 500 mV. Together with the noise contributions of the input LPF and Gm1, the modulator has an integrated in-band thermal noise power of −77 dBFS.
The output common-mode (CM) level of DAC1 can be derived in terms of its LSB as (16) . For reduced input offset, the modulator's input CM level is also set to this value.
C. AUXILIARY DACS
The auxiliary DACs AUX S [1−15] and AUX D [1−15] in Fig. 7 (a) provide correction currents to compensate the DNLs and ISI errors of the main unary elements respectively. In this section specification for the auxiliary DACs w.r.t. to a desired linearity of the main DAC is derived.
The counter output, D CNT , is related to the DNL and ISI errors of each unit element through the unit current I cal of the calibration DAC, CALDAC, as given in (14) and (15) respectively. Intuitively a smaller I cal would result in a more accurate error estimation since the noise term P N in (12) would be lower. However, I cal cannot be arbitrarily small as it needs to accommodate the modulator offset voltage in both steps while ensuring modulator stability. In this design example, Monte-Carlo simulations were used to determine the minimum I cal to avoid quantizer overload, which is found to be 800µA. The design of the auxiliary DACs is then based on correlating their unit currents with I cal such that the binary counter output can be directly used as input codes for the DACs as elaborated below.
The resolution of AUX S i , I AUX S res , is set according to I cal as:
In order to correct the DNL of I i , D CNT is first divided by P and then applied to AUX S i such that its output current I AUX S i becomes:
Substituting (14) and (17) The divide-by-P is realized simply by right shifting the binary counter output, which constrains P to be a multiple of 2. While the minimum value of I AUX S res in (17) is I cal /2 13 , this would result in a prohibitively large auxiliary DAC. Thus, the optimal value for I AUX S res is determined as follows. The modulator aims to achieve an SFDR of over 75 dB, which requires the main DAC to be calibrated for a static linearity of at least 13-bit. Therefore, the desired resolution of the static auxiliary DAC is 0.5I FS /(2 13 − 1), where I FS = 15I LSB = 6.675mA is the FS current of the main DAC. The static auxiliary DAC must further fulfil two requirements. First, to account for its own peak DNL, which occurs at the middle code, its actual resolution (I AUX S res ) must be set smaller than the desired resolution as follows [23] :
where σ ( I mid−code ) is the standard deviation of the middle code of the static auxiliary DAC. The highest value of P in (17) that satisfies (19) is 4 which sets I AUX S res to 390 nA. The second requirement is that the peak-to-peak output current of the auxiliary DAC must cover the FS DNL spread of all unit elements of the main DAC. To keep the layout area reasonably small, the unit elements of DAC1 are sized for an intrinsic 6-bit matching precision. With a nominal LSB current (I LSB ) of 445µA, the resulted simulated worstcase DNL (3σ ) is 3.68 µA. This simulated result is close to predicted worst-case DNL of 0.5I LSB /(2 6 − 1) for each unit element. However, due to asymmetrical layout and systematic mismatch due to ground wire resistance across the DAC array, the actual DNL spread is larger than the predicted one. Hence the static auxiliary DACs, AUX S 1−15 , are designed as 5-bit binary DACs, each with a resolution of 390 nA. With these specifications, each static auxiliary DAC can correct a peak DNL error of 5.85 µA.
The specification for the dynamic auxiliary DAC AUX D i is also obtained in a similar fashion as follows. Since the absolute value of D CNT in (15) can compensate the average ISI error of the unit element as given below: (20) where I AUX D res = I cal /2 10 is equal to 0.0018I LSB . The residual ISI error is then given as:
The choice of I AUX D res = I cal /2 10 minimizes ε res in (21) for the target in-band quantization noise of the modulator in this work. To show this, behavioral simulations were run. Fig. 9 plots the SNDR verses I AUX D res for two different levels of ISI errors in every unit element of the main DAC. It is seen from Fig. 9 that the modulator SNDR for resolution less than 0.002I LSB is limited by the in-band quantization noise. Thus I AUX D res = 0.0018I LSB is optimum. If a lower resolution is desired, then I cal needs to be reduced.
Once the resolution is fixed, the size of the auxiliary DAC is determined based on the actual spread of the ISI errors of all unit elements. Accordingly, based on a 3σ mismatch and PVT variation simulation, the dynamic auxiliary DACs, AUX D 1−15 , are designed as 8-bit binary DACs to correct the FS ISI error of the 15 unit elements of the main DAC.
VI. SIMULATION RESULTS
The CTDSM with the proposed calibration system is designed in a 65-nm low-power and low-leakage CMOS process. Extensive post-layout simulations are carried out and the results validate the effectiveness proposed calibration technique. A 30-sample Monte-Carlo (MC) simulation is firstly run, and the sample with the worst-case SNDR is selected for calibration. At first, DAC1 is calibrated for static mismatch errors. This is because as new current sources are added or removed to correct the DNL errors, the ISI error contributions of the unit elements are altered. For this reason, the static calibration precedes the ISI calibration.
After the initial 16 reset cycles ( Fig. 8(b) ), CAL and S/D switches are both set to 1 which initiate the static calibration. A total of 15 × 2 13 T s or 68.27µs is needed to complete the static calibration for all the 15 unit elements of DAC1. After completion of each calibration cycle, the correction code is strobed onto the designated register of each static auxiliary DAC (AUX S i ). The static auxiliary DACs are subsequently activated (by setting EN S to 1 in Fig. 7(a) ) before proceeding to ISI calibration. Thereafter, S/D is switched to 0 which disables the reference unit element used for static calibration, while CAL is maintained at 1. This initiates the ISI calibration, which runs for another 68.27µs, during which all the 15 dynamic auxiliary DACs (AUX D 1−15 ) are configured according to the counter outputs in the 15 calibration cycles. Fig. 10 (a) and (b) respectively compare the DNL and the average ISI errors of all unit elements before and after calibration. After the static calibration the σ DNL of the 15 unary current elements (I [1−15] ) of DAC1 is reduced to 0.00092 LSB or 409 nA which is close to the resolution of the static auxiliary DAC given in (19) . The mean residual ISI errors of all UEs (ε ISI ) are also reduced to 8.9 µA after the dynamic calibration. The DAC's linearity improvement is further characterized with the modulator's output PSDs before and after calibration, which are plotted in Fig. 11(a) . Before calibration, the modulator achieves a peak SNDR of 63.4 dB. The HD2, HD3 and HD5 are −71.8 dBc, −68.5 dBc and −74.3 dBc, respectively. After the static calibration, the SFDR of the modulator is improved to 79.3 dB. A further improvement of 1.3 dB in SNDR is achieved with ISI calibration. The peak SNDR is obtained at −0.4 dBFS input amplitude. The post-calibration SNDR/SNR vs. input power is plotted in Fig. 11(b) , which shows a dynamic range (DR) of 71 dB over a bandwidth of 50MHz.
A. EFFECTS OF PROCESS, VOLTAGE AND TEMPERATURE VARIATIONS
For the calibration to be robust, it is important that the DAC error estimation and correction to be insensitive to precalibration changes to I cal and post-calibration temperature variations. Fig. 12 (a) and (b) compare the DNL and ISI errors of a randomly selected unit element before and after calibration across process and mismatch variations. It is seen that the calibration is tolerant to the changes in I cal caused by process variation as discussed in Section V-C.
The modulator is calibrated at a nominal temperature of 27 • . As post-calibration temperature drift is not compensated in this design, a temperature variation in the range −27 • to 70 • is found to cause a variation of 2.6 dB in the SNDR as plotted in Fig. 13 . Similarly, a supply voltage variation of ±10% causes a 3 dB SNDR variation as shown in Fig. 14. Nevertheless, the proposed automatic calibration can be programmed to run at regular intervals to potentially track these temperature and supply voltage variations.
B. MODULATOR PERFORMANCE SUMMARY
The complete layout of the modulator, shown in Fig. 15 , is designed in an 8-layer 65-nm CMOS process and occupies an area of 740x760um. The modulator achieves a peak SNR and SNDR of 70 dB and 68.2 dB respectively in a signal bandwidth of 50 MHz resulting in an ENOB of 11 bits. The degradation in the SNDR is mainly due to distortions resulting from residual DNL and ISI errors after calibration. The modulator core consumes a total power of 37.7mW. The calibration circuit itself consumes about 1.95mW power during the calibration period which lasts for only 137µs. Hence, its power is not accounted in the total power consumption as it is turned off during normal operation. The loop filter, DACs, quantizer, output and clock buffers are powered with a 1.3V supply. The DAC drivers uses a 1V supply. The achieved Walden FOM (FOM W ) and Schreier FOM (FOM S ) of 0.18 pJ/conv.-step. and 162.2 dB respectively compare favorably with related works presented in TABLE 1.
VII. CONCLUSION
Dynamic ISI error is problematic in high-speed DACs in addition to the static mismatch errors. This manuscript presents a novel automatic foreground calibration technique that calibrates both DNL and ISI errors for multi-bit DACs in CTDSMs. Detailed design procedure of the calibration system is given for an exemplary modulator with a 50 MHz bandwidth. Results obtained from circuit simulations indicate a net improvement of 4.8 dB in the SNDR and 10.8 dB in the SFDR, validating the proposed calibration technique for wide bandwidth CTDSMs.
